Implementation of an AFDX Interface with Zynq SoC Board in FPGA

Abstract

This work is based on the Hardware development of the Transmission part for the communication inside the satellite. Our goal is move as much as possible of the software part into the Field-programmable gate array (FPGA) matrix due to the single event upsets (SEU). This project is part of the collaborative project called “Mission: NET@SPACE”. It was chosen by the European Commission under the Seventh Framework Program for Research (FP7) to develop an Avionics Full Duplex Switched Ethernet (AFDX) demonstrator based in FPGA. It has to be able to receive and transmit frames and enhance the robustness. The scheduling of the protocol should also be moved into the hardware, by still keeping a small footprint of the whole design. In this paper, we introduce the theory and used technologies, the project flow and development, including the decisions and milestones, to arrive at the end to the further possibilities and conclusions.

Improvement of Automotive Sensors by Migrating AUTOSAR End-to-End Communication Protection Library into Hardware

“…The purpose of migration is to increase the efficiency of the transmission/reception mechanisms to ensure the integrity and security of the data on the communication bus. In [8], the authors propose the migration to Field Programmable Gate Array (FPGA) of the transmission software for the standard AFDX messages used in satellite module communication, while in [9], they propose the migration to FPGA of the 32-bit Cyclic Redundancy Code (CRC-32) calculation algorithm.…”