2019
DOI: 10.1007/s10617-019-09225-2
|View full text |Cite
|
Sign up to set email alerts
|

Implementation of high precision/low latency FP divider using Urdhva–Tiryakbhyam multiplier for SoC applications

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2024
2024
2024
2024

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
references
References 24 publications
0
0
0
Order By: Relevance