Implementation of logic gates using CNFET for energy constraint applications

Abstract

Since the advent of semiconductors and throughout the history of designing ICs in VLSI for everything from computer hardware to mobile phones, the basic principle of Moore's law has persisted to be the same the number of transistors on a given area of silicon doubles every two years. The transistor rely on today's propelled multicore processors will be arriving at those extent about three billions, a in length best approach starting with the 6800 processor of the mid 1970s which comprised of Exactly 5000 transistors. Semiconductor manufacturing commercial enterprises need aid supporting of the most extreme degree to make this Growth feasible by presenting scaled CMOS gadgets utilizing field impact transistor (FET) technology, the place the most recent hub adequately multiplied those entryway thickness contrasted with those past era each few for A long time. As the approach will be crashing towards sub-nano meter reach that is past 90-nm node, spillage turned into a paramount element. Same time those MOS gadgets arrived at the end of its versatile limit, those semiconductor industry found elective gadget for example, such that CNFET (carbon nano tube field impact transistor), which will be acknowledged to the best decision for following era units. Large portions semiconductor commercial enterprises need aid placing their deliberations On CNFET innovation.

Characterizing the Carbon Nanotube Field Effect Transistor: A Geometric Variation Study

“…The circumference of CNT can be expressed in terms of chiral vector, Ĉ = na 1 + ma 2 connecting two identical sites of the two-dimensional graphene layer, where n and m are integers and a1 and a2 are the unit vectors of the hexagonal honeycomb lattice. 14 The diameter of CNT can be calculated from the following Eq. 1 15 :…”

Variability aware ultra-low power design of NOR/NAND gate using non-conventional techniques

“…By leveraging the duality of binary and ternary systems, designers can optimize the representation of functions, leading to more efficient circuitry. A comparative analysis of MOSFET and CNFET-based binary logic circuits, focusing on inverter, 2-input NAND, and 2-input NOR gates has been performed in [5,6]. Both implementations use CMOS logic.…”