Implementation of turbo decoding for VDES signal data segments

Abstract

The International Telecommunication Union (ITU) mandates the use of turbo coding for VDES signal data segments. Previous studies primarily focused on turbo decoding for a specific link in VDES, often neglecting its applicability to all links. This paper proposes an FPGA-based implementation method for turbo code decoding, aiming to achieve fast and accurate turbo decoding of VDES signal data segments, while also ensuring compatibility with different links. The resulting turbo decoder can adapt to the different code rates and data segment lengths specified in the VDES. A comparison of the decoding speeds between DSP and FPGA confirms that the parallel computing capability of FPGA can significantly improve the decoding speed. Finally, the main onboard resources required for FPGA implementation of turbo decoding were provided.