2010
DOI: 10.1007/s11265-010-0524-3
|View full text |Cite
|
Sign up to set email alerts
|

Implementation of W-CDMA Cell Search on a Highly Parallel and Scalable MPSoC

Abstract: The performance of the W-CDMA cell search algorithm can be significantly improved using homogeneous general purpose Multi-Processor System-on-Chip (MPSoC) architectures. The application also scales well, as the number of processing nodes increases, allowing practical accelerations to become close to the theoretical maximum. In this work we describe a template MPSoC architecture based on multiprocessor computational clusters, called Ninesilica. Each Ninesilica consist of nine processing nodes based on COFFEE RI… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2013
2013
2017
2017

Publication Types

Select...
3
3

Relationship

0
6

Authors

Journals

citations
Cited by 6 publications
(2 citation statements)
references
References 19 publications
0
2
0
Order By: Relevance
“…Therefore, a specific generic architecture can be performed if we interconnect several modules of the proposed common operator (in a pipeline or parallel form) with memory blocks [37,38]. However, opposite to use memory crossbar and configurable switching control to manage data paths [10], we opt to use a very flexible memory that virtually connects the proposed common operator.…”
Section: Resultsmentioning
confidence: 99%
“…Therefore, a specific generic architecture can be performed if we interconnect several modules of the proposed common operator (in a pipeline or parallel form) with memory blocks [37,38]. However, opposite to use memory crossbar and configurable switching control to manage data paths [10], we opt to use a very flexible memory that virtually connects the proposed common operator.…”
Section: Resultsmentioning
confidence: 99%
“…Different NoCs solutions are used in MPSoC platforms and commercialized by many companies such as SonicsGN [5] developed by Sonics, FlexNoC [6] by Arteris, AEthereal NoC [7] by Philips Research Laboratories and Teraflops Research Chip (also called Polaris) [8,9] by Intel Corporation's TeraScale Computing Research Program. Other NoC-based multicore system architectures are developed by teams from universities and research institutions such as SoCIN [10], OCCN [11], FAUST [12] and Ninesilica [13].…”
Section: Introductionmentioning
confidence: 99%