Proceedings of the Thirteenth International Workshop on Programming Models and Applications for Multicores and Manycores 2022
DOI: 10.1145/3528425.3529099
|View full text |Cite
|
Sign up to set email alerts
|

Improving performance of SYCL applications on CPU architectures using LLVM-directed compilation flow

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2023
2023
2024
2024

Publication Types

Select...
2
2
1

Relationship

1
4

Authors

Journals

citations
Cited by 5 publications
(1 citation statement)
references
References 16 publications
0
1
0
Order By: Relevance
“…The SYCL host device in most SYCL implementations is typically used as a fallback device that is usually not optimized for performance. Since our initial paper 28 on improving the performance of the SYCL host device in ComputeCpp through an LLVM‐directed compilation flow, other very related work was published to propose compiler‐aided CPU acceleration in hipSYCL 29 . Both our and hipSYCL's implementation eliminate the need for a backend runtime (such as OpenCL) and associated dependencies when targeting SYCL code to CPUs.…”
Section: Motivation and Backgroundmentioning
confidence: 99%
“…The SYCL host device in most SYCL implementations is typically used as a fallback device that is usually not optimized for performance. Since our initial paper 28 on improving the performance of the SYCL host device in ComputeCpp through an LLVM‐directed compilation flow, other very related work was published to propose compiler‐aided CPU acceleration in hipSYCL 29 . Both our and hipSYCL's implementation eliminate the need for a backend runtime (such as OpenCL) and associated dependencies when targeting SYCL code to CPUs.…”
Section: Motivation and Backgroundmentioning
confidence: 99%