2019
DOI: 10.1109/tpel.2019.2903168
|View full text |Cite
|
Sign up to set email alerts
|

Improving Planar Transformers for LLC Resonant Converters: Paired Layers Interleaving

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
2

Citation Types

0
31
0

Year Published

2021
2021
2024
2024

Publication Types

Select...
4
1
1

Relationship

0
6

Authors

Journals

citations
Cited by 55 publications
(31 citation statements)
references
References 39 publications
0
31
0
Order By: Relevance
“…3) Paired Layers Interleaving CM noise is propagated by large parasitic capacitances between primary and secondary layers of the PTs, thereby causing EMI problems. The improved winding method in [63] is designed to overcome CM noise and unwanted resonant frequency in LLC PTs. The proposed method would help make LLC converters slim, flat, and high-power density by eliminating the need for bulky CM chokes.…”
Section: ) Fully Interleavedmentioning
confidence: 99%
See 2 more Smart Citations
“…3) Paired Layers Interleaving CM noise is propagated by large parasitic capacitances between primary and secondary layers of the PTs, thereby causing EMI problems. The improved winding method in [63] is designed to overcome CM noise and unwanted resonant frequency in LLC PTs. The proposed method would help make LLC converters slim, flat, and high-power density by eliminating the need for bulky CM chokes.…”
Section: ) Fully Interleavedmentioning
confidence: 99%
“…In addition, the novel winding method offers low inductance and ac resistivity, also crucial characteristics for high-efficiency transformers. The main cause for CM noise in LLC transformers and a comprehensive approach that targets all sources of CM noise in a transformer has been discussed in [63]. The goal of this approach is to eliminate CM noise to almost zero by identifying where it originates.…”
Section: ) Fully Interleavedmentioning
confidence: 99%
See 1 more Smart Citation
“…Δi max (25) B op ≤ B sat (26) If the ( 26) cannot be realized, go to step1 and choosing another material for the core.…”
Section: Design Procedures Of Pt Compensatormentioning
confidence: 99%
“…According to Equation (), by increasing distance d, decreasing A t , reducing the number of intersections k , and using the low dielectricεr, the inter‐winding capacitance (capacitance between different PCBs) can be minimized. Although increasing distance d can reduce the capacitance, it increases losses due to reduction of the copper space and the increase of the insulation space [26]. Decreasing A t increases AC resistance due to the high proximity effect.…”
Section: Proposed Optimum Structure Of Pt Compensatormentioning
confidence: 99%