Improving the Security of Split Manufacturing Using a Novel BEOL Signal Selection Method

Chen, Suyuan; Vemuri, Ranga

doi:10.1145/3194554.3194564

Cited by 11 publications

(1 citation statement)

References 19 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Various techniques have been proposed to safeguard FEOL layouts against proximity attacks, e.g., [77,[81][82][83][86][87][88][89][90][91]. They can be categorized into (i) placement-centric, (ii) routing-centric, and (iii) both placement-and routing-centric defenses.…”

Section: Split Manufacturing Schemes and Attacksmentioning

confidence: 99%

Protect Your Chip Design Intellectual Property

Knechtel

Patnaik

Sinanoglu

2019

Proceedings of the International Conference on Omni-Layer Intelligent Systems

View full text Add to dashboard Cite

The increasing cost of integrated circuit (IC) fabrication has driven most companies to "go fabless" over time. The corresponding outsourcing trend gave rise to various attack vectors, e.g., illegal overproduction of ICs, piracy of the design intellectual property (IP), or insertion of hardware Trojans (HTs). These attacks are possibly conducted by untrusted entities residing all over the supply chain, ranging from untrusted foundries, test facilities, even to end-users. To overcome this multitude of threats, various techniques have been proposed over the past decade. In this paper, we review the landscape of IP protection techniques, which can be classified into logic locking, layout camouflaging, and split manufacturing. We discuss the history of these techniques, followed by state-of-the-art advancements, relevant limitations, and scope for future work. CCS CONCEPTS• Security and privacy → Security in hardware;

show abstract