Proceedings of the 28th Symposium on Integrated Circuits and Systems Design 2015
DOI: 10.1145/2800986.2801010
|View full text |Cite
|
Sign up to set email alerts
|

Improving the Statistical Variability of Delay-based Physical Unclonable Functions

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2016
2016
2021
2021

Publication Types

Select...
4
3

Relationship

0
7

Authors

Journals

citations
Cited by 11 publications
(2 citation statements)
references
References 12 publications
0
2
0
Order By: Relevance
“…www.ijacsa.thesai.org Table 1, the defense mechanisms that were proposed can be divided into three categories namely design, obfuscation and access control. The design category consists of adding non-linearity using XOR logics [6], [7], configuring transistor's gate sizes [62], augmenting interconnects [63], tightening the layout condition [8], exploiting FPGA resources and reconfigurability [9], [10] and modify current PUF design blocks by using analog blocks [11] and reducing feed-forward stages [64]. These defense mechanisms provide resistance to machine learning modeling attacks however they come with certain shortcomings.…”
Section: Comparison Analysis Of Defense Mechanisms Against Attacksmentioning
confidence: 99%
“…www.ijacsa.thesai.org Table 1, the defense mechanisms that were proposed can be divided into three categories namely design, obfuscation and access control. The design category consists of adding non-linearity using XOR logics [6], [7], configuring transistor's gate sizes [62], augmenting interconnects [63], tightening the layout condition [8], exploiting FPGA resources and reconfigurability [9], [10] and modify current PUF design blocks by using analog blocks [11] and reducing feed-forward stages [64]. These defense mechanisms provide resistance to machine learning modeling attacks however they come with certain shortcomings.…”
Section: Comparison Analysis Of Defense Mechanisms Against Attacksmentioning
confidence: 99%
“…Reliability represents the stability of the response of a PUF design over different environmental conditions. The effect of the selection of arbitrator elements and gate sizes on APUF delay variations has been analyzed in [5]. However, the underlying parameters were regarded as fixed values, and adjustments were needed at higher levels.…”
Section: Introductionmentioning
confidence: 99%