2023
DOI: 10.1088/1748-0221/18/01/c01025
|View full text |Cite
|
Sign up to set email alerts
|

Integration of FPGA RDMA into the ATLAS readout with FELIX in High Luminosity LHC

Abstract: The FELIX system is used to interface the front-end electronics and the commodity hardware in the server farm of the ATLAS experiment. FELIX is using RDMA through RoCE to transmit data from its host servers to the Software Readout Driver using off-the-shelf networking equipment. In the current version of FELIX, RDMA communication is implemented using software on both ends of the links. Improvements of the data throughput as part of the High Luminosity LHC upgrade, by implementing RDMA support in the front-end … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
10
0

Year Published

2023
2023
2024
2024

Publication Types

Select...
3
1

Relationship

1
3

Authors

Journals

citations
Cited by 4 publications
(10 citation statements)
references
References 5 publications
0
10
0
Order By: Relevance
“…Continuous flow transfers can not be safely implemented when using RDMA Write, unless clients account for the consumption of received data. First, as seen from the results in [2], the FPGA RDMA implementation can reach bandwidths close to the theoretical maximum of a 100 Gb/s link. In GB/s, that is 12.5 GB/s, which would mean that 125 GB of memory could be filled in 10 seconds.…”
Section: Jinst 19 C03034mentioning
confidence: 75%
See 1 more Smart Citation
“…Continuous flow transfers can not be safely implemented when using RDMA Write, unless clients account for the consumption of received data. First, as seen from the results in [2], the FPGA RDMA implementation can reach bandwidths close to the theoretical maximum of a 100 Gb/s link. In GB/s, that is 12.5 GB/s, which would mean that 125 GB of memory could be filled in 10 seconds.…”
Section: Jinst 19 C03034mentioning
confidence: 75%
“…In previous work [1,2], all the tests have been run only on individual bursts of data having size equal to message size * message count. However, in a production setting, this is not enough.…”
mentioning
confidence: 99%
“…For the Phase II upgrade, research work has started in ATLAS to study the usage of RDMA inside the FPGA. Promising first studies have been performed, getting close to the theoretical bandwidth limit of the communication link [5].…”
Section: The Atlas Daq Upgradesmentioning
confidence: 90%
“…In addition to the studies mentioned above, there are other studies [13][14][15][16][17][18] that have also compared TCP with RDMA technology. It can also be seen from the research conclusions of these documents that the RDMA protocol significantly reduces the number of memory copies due to its zero-copy and kernel bypass characteristics.…”
Section: Comparison Of Rdma Technology and Tcpmentioning
confidence: 99%
“…It reduces computing resource consumption while guaranteeing extremely low transmission latency. However, most of the current optimization work of RDMA for distributed file systems only uses RDMA libraries or plug-ins as communication submodules of the system, and does not make full use of the excellent features of RDMA [8][9][10][11][12][13][14][15][16][17][18][19][20][21][22][23][24][25][26][27]. Accelio, the RDMA middleware used in CephFS, encapsulates the underlying RDMA network functions and only provides an abstract call interface [28,29].…”
Section: Introductionmentioning
confidence: 99%