2016
DOI: 10.1021/acsami.6b03331
|View full text |Cite
|
Sign up to set email alerts
|

Interface Engineering for Atomic Layer Deposited Alumina Gate Dielectric on SiGe Substrates

Abstract: Optimization of the interface between high-k dielectrics and SiGe substrates is a challenging topic due to the complexity arising from the coexistence of Si and Ge interfacial oxides. Defective high-k/SiGe interfaces limit future applications of SiGe as a channel material for electronic devices. In this paper, we identify the surface layer structure of as-received SiGe and Al2O3/SiGe structures based on soft and hard X-ray photoelectron spectroscopy. As-received SiGe substrates have native SiOx/GeOx surface la… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

3
42
0

Year Published

2017
2017
2023
2023

Publication Types

Select...
8

Relationship

2
6

Authors

Journals

citations
Cited by 35 publications
(45 citation statements)
references
References 35 publications
3
42
0
Order By: Relevance
“…Recently, there have been studies on controlling the growth of both Si and Ge oxides at the SiGe/high-k (Al 2 O 3 ) interface by manipulating the composition of the metal contact layer, plasma postnitridation, preatomic layer deposition (ALD) dosing, and wet chemical sulfur passivation. [12][13][14][15][16][17] with the ratio of 1:1:500 for 2 min followed by rinsing with UPW for 1 min and blown dry with N 2 . Oxides were removed by immersion in HF:HCl:H 2 O with the ratio of 1:3:300 for 5 min.…”
Section: Introductionmentioning
confidence: 99%
“…Recently, there have been studies on controlling the growth of both Si and Ge oxides at the SiGe/high-k (Al 2 O 3 ) interface by manipulating the composition of the metal contact layer, plasma postnitridation, preatomic layer deposition (ALD) dosing, and wet chemical sulfur passivation. [12][13][14][15][16][17] with the ratio of 1:1:500 for 2 min followed by rinsing with UPW for 1 min and blown dry with N 2 . Oxides were removed by immersion in HF:HCl:H 2 O with the ratio of 1:3:300 for 5 min.…”
Section: Introductionmentioning
confidence: 99%
“…The O 3 + site lies between the sites labelled Ge2 and Ge3. These VAP defects have been studied by Binder et al [22,23] and Li and Lin [24][25][26].…”
mentioning
confidence: 99%
“…2d). Furthermore, when ozone is evenly dispersed into HfO 2 by dosing after every 5 cycles, there is a 63% decrease in D it to 1.5x10 12 In the second remote scavenging example, a remote gettering gate Al metal is employed which is separated from the gate oxide with a thin Ni layer as shown in Fig. 2j.…”
Section: Resultsmentioning
confidence: 99%
“…High transconductance in SiGe channels was reported by Hashemi et al via replacement high k/metal gate or interlayer oxides [10][11] . While SiGe transistors with high-k dielectrics are being actively developed for commercial high speed, low power electronic devices; the practical integration of SiGe as a top surface channel in complementary metal oxide semiconductor (CMOS) transistors is hindered by poor interface formation between the gate oxide and SiGe primarily due to GeO x formation [12][13] . Elimination of unstable GeO x species may be possible with Si cap layers epitaxially grown on SiGe channels for planar devices; however it may be problematic for gate-all-around devices or FinFETs due to space constraints and the limitation in Si ALDs which may have low mobility due to defects 14 .…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation