2016
DOI: 10.1109/tpel.2015.2476698
|View full text |Cite
|
Sign up to set email alerts
|

Interleaved Digital Power Factor Correction Based on the Sliding-Mode Approach

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

1
41
0
2

Year Published

2016
2016
2024
2024

Publication Types

Select...
5
4

Relationship

0
9

Authors

Journals

citations
Cited by 78 publications
(44 citation statements)
references
References 41 publications
1
41
0
2
Order By: Relevance
“…Therefore, according to (18) and combining with (13), (14) and (15), the parameter K can be calculated as:…”
Section: Proposed Parameter Design Guidelinesmentioning
confidence: 99%
“…Therefore, according to (18) and combining with (13), (14) and (15), the parameter K can be calculated as:…”
Section: Proposed Parameter Design Guidelinesmentioning
confidence: 99%
“…Además, el sistema de control requiere alta capacidad de cómputo que usualmente incluye unidades de punto flotante y arquitecturas de memoria de acceso múltiple para realizar los cálculos necesarios para fijar la frecuencia, incrementando los costos de la implementación. En (Marcos-Pastor et al, 2016) desarrollan un controlador de corriente valle para fijar la frecuencia de conmutación (fsw) del rectificador con PFC; sin embargo, este método causa el incremento del tercer armónico en la corriente de entrada. El SMC también puede usar modulación PWM para fijar la frecuencia de conmutación; pero en la práctica, esta implementación es similar al control clásico PWM basado en la ley de control lineal y requiere que la función del control equivalente sea continua, de tal forma que no es posible la reducción del orden ni mejorar la robustez del sistema (Chincholkar y Chan, 2017;Mohanty y Panda, 2017).…”
Section: Introductionunclassified
“…A timevarying compensation approach with the peak current control scheme is suggested in [8] to resolve fast scale instability due to zero-current dead-zone, whereas, transient loading state isnt considered in this to examine the dynamic performance of the system. Again, Sliding Mode Control (SMC) scheme is implemented to interleaved boost PFC system in [9] and a better solution is achieved to resolve the issue concerned to load variation, but the performance under light loading scenario is not evaluated. In [10], a hysteresis modulation technique is executed to abolish the distortion due to deadzone however; uncertain load variation isnt considered here.…”
Section: Introductionmentioning
confidence: 99%
“…On the contrary, a time-demolishing trial-and-error regulation practice is required in fuzzy-logic systems, and furthermore, its design is purely heuristic [36]. Again, the research on performance improvement of the PFC converter system in the current decade [3], [8], [9], [10] is most encouraging and motivating, which have been deliberated earlier.…”
Section: Introductionmentioning
confidence: 99%