Introducing a silicone under the bump configuration for stress relief in a wafer level package

Abstract

Microelectronics devices continue to evolve towards increased functionality, thinner die, increased reliability, and reduced cost, requiring a change in material and process requirements for the next generation of packages (i.e. stacked chip packages and wafer level packages (WLP)). Stress reduction is a key factor for many devices, particularly those that have thinner die and those that are subjected to stresses generated by thermal cycling. Wafer level packaging is an area where low stress and high volume manufacturing are critical for achieving good reliability and low manufacturing cost. Dow Coming and IMEC have been investigating a Silicone Under the Bump (SUB) wafer level package as a potential route towards increased reliability. Including a SUB design into the device architecture provides a route to dissipate the stresses generated by the thermal expansion mismatch between the silicon die and the printed circuit board. Key to the device build is the application of a silicone pad using a photosensitive silicone or a screen printable silicone. In the design, metal traces from the bonding pads are redistributed to the tops of the silicone pads. Solder balls are placed on the metallized pads to complete the interconnection. The elastomeric nature of the pad dissipates the stresses created by the mismatch in CTE between the chip and the PCB and extends device reliability.To build the SUB enabled WLP device it was critical to understand the impact of the new materials on the device process steps. The uniqueness of the material set requires the creation and optimization of plasma cleaning processes specific to silicones, direct-on-silicone metallization and metal etching in the presence of silicones. The application of a solder mask and solder ball placement is required to complete a successful device build.In this paper we will discuss in detail the process steps utilized in building a silicone containing WLP. This will include a discussion on the process challenges including silicone pad integration, metallization, solder mask application and solder ball placement. The methodologies described in this paper can be generally applied for integration of photopatternable silicones into a range of devices and packages.

A Photopatternable Silicone for Biological Applications

“…PPS was originally developed for the electronics industry and has been used for several advanced packaging applications. − PPS chemistries are considered proprietary, and the exact chemical compositions are not freely available. In general, the chemical composition of PPS is a silicone resin dissolved in a plasticizing matrix .…”

Active Electrode Arrays by Chip Embedding in a Flexible Silicone Carrier

“…Dry etch patterning of the silicone based on a fluorine plasma has already been demonstrated [10]. Etch rate close to 1 μm/min can be achieved.…”

Arrayed SU-8 polymer thermal actuators with inherent real-time feedback for actively modifying MEMS’ substrate warpage

“…Many methods have been reported to make MEMS' substrate free from warpage; these can mainly classified into two strategies. One is to passively isolate package-induced warpage with a transition interface between the MEMS' substrate and the fixed package [14,15]. However, the MEMS' substrate might show different warpage (valley shape or hill deformation) due to mismatch strains of composited materials, while passive isolation does not have the ability and flexibility to actively modify different deformations.…”