Introduction

Chaki, Nabendu; Shaikh, Soharab Hossain; Saeed, Khalid

doi:10.1007/978-81-322-1907-1_1

Cited by 1 publication

(1 citation statement)

References 13 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Image or video segmentation process is required as a preprocessing step in several image processing and analysis applications such finding what objects are presented in the image, determining the region of interest (ROI) from an image, researching for image-document in optical character recognition (OCR) operations and detecting moving objects in human gait recognition, biomretrics or target tracking [1], [2]. Using segmented images in binarized mode reduces the overall computational load in a specific application.…”

Section: Introductionmentioning

confidence: 99%

ISODATA SOPC-FPGA implementation of image segmentation using NIOS-II processor

Fayçal

Ziet

Benoudjit

2021

IJEECS

View full text Add to dashboard Cite

This paper presents an FPGA image segmentation-binarization system based on Iterative Self Organizing DATA (ISODATA) threshold using histogram analysis for embedded systems. The histogram module computes pixels levels statistics which are used by the ISODATA algorithm module to determine the segmentation threshold. In our case, this threshold binarizes a gray-scale image into two values 0 or 255. The prototype of the complete system uses an ALTERA CYCLONE-II DE2 kit with a lot of component and interfaces, such as the SD-CARD reader or a camera to read the image to be segmented, the FPGA which will implement the intellectual property (IP) core calculation with the NIOS processor, the VGA interface to view the results, and possibly of the ETHERNET interface for data transfer via internet. The use of FPGA contains the ISODATA, histogram, NIOS processor and others custom altera IPs hardware modules greatly improves processing speed and allows the binarization application to be embedded on a single chip. For the project elaboration, we have used QUARTUS-II software for the hardware development part with VHDL description, SOPC-builder or QSYS for the integration of NIOS-system, and NIOS-II-STB-ECLIPSE for the software program with eclipse c++ langage.

show abstract

Section: Introductionmentioning

confidence: 99%