2013
DOI: 10.1002/mop.28068
|View full text |Cite
|
Sign up to set email alerts
|

Investigation of the power transistor size related to the efficiency of switching‐mode RF CMOS power amplifier

Abstract: In this work, we analyzed the efficiency of a switching‐mode RF CMOS power amplifier with the following design parameters: the on resistance and the parasitic capacitance of the power transistor. The power amplifier is composed of a class‐D type driver stage and a class‐E type power stage. The power consumption of the driver stage, the load impedance of the power stage, and the loss of the output matching networks are considered for a numerical analysis. We investigated the normalized drain efficiency accordin… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
5
0

Year Published

2014
2014
2021
2021

Publication Types

Select...
5

Relationship

2
3

Authors

Journals

citations
Cited by 5 publications
(5 citation statements)
references
References 19 publications
0
5
0
Order By: Relevance
“…From the previous work, the required power for switching the next stage can be calculated as follows : PN1=CNfSW VDD2 …”
Section: Analysis Of the Shoot‐through Current In The Class‐d Chain Omentioning
confidence: 99%
“…From the previous work, the required power for switching the next stage can be calculated as follows : PN1=CNfSW VDD2 …”
Section: Analysis Of the Shoot‐through Current In The Class‐d Chain Omentioning
confidence: 99%
“…To ensure watt-level output power, two differential pairs are designed for the power stage. The transistor size for is determined using an optimization technique proposed in an earlier work [17]. If the supply voltage directly enters through the drain node of the transistors that use additional pads and an RF choke, including external components or bonderwires, the efficiency can be enhanced.…”
Section: Design Of a Cmos Pa Using The Csc Structure With An Aprmentioning
confidence: 99%
“…Beyond a value of 2.4 V, the excessive current through the driver stages degrades the overall efficiency. Numerical analysis of the optimum necessary to improve the efficiency was provided in earlier works [16], [17]. In those earlier works, was optimized by considering the charging loss and the on-resistance loss induced by the transistors.…”
Section: Appendix Design Of Typical Cmos Pa To Determine the Transist...mentioning
confidence: 99%
See 1 more Smart Citation
“…In general, this type of transformer serves as an output balun and as a key component of the output matching network in RF CMOS power amplifiers, as shown in Figure 1, assuming that the typical CMOS power amplifier is designed using a differential structure [4][5][6][7]. Although there has been much active research to improve the overall efficiency of RF CMOS power amplifiers, most studies related to CMOS power amplifiers have focused on improving the circuit structure [8][9][10][11]. Given that loss and parasitic components of the output transformer directly influence the overall efficiency and maximum output power of the CMOS power amplifier, research related to the output transformer is required [3,12,13].…”
Section: Introductionmentioning
confidence: 99%