IPC Control for Multiple Real-Time Threads on an In-Order SMT Processor

Mische, Jörg; Uhrig, Sascha; Kluge, Florian; Ungerer, Theo

doi:10.1007/978-3-540-92990-1_11

Cited by 2 publications

(1 citation statement)

References 12 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…With this technique, sophisticated scheduling algorithms for multiple hard real-time threads [17] or overlapping IPC controlled threads [18] can be implemented.…”

Section: Real-time Issuementioning

confidence: 99%

How to Enhance a Superscalar Processor to Provide Hard Real-Time Capable In-Order SMT

Mische

Guliashvili

Uhrig

et al. 2010

Architecture of Computing Systems - ARCS 2010

Self Cite

View full text Add to dashboard Cite

Abstract. This paper describes how a superscalar in-order processor must be modified to support Simultaneous Multithreading (SMT) such that time-predictability is preserved for hard real-time applications. For superscalar in-order architectures the calculation of the Worst Case Execution Time (WCET) is much easier and tighter than for out-of-order architectures. By a careful enhancement that completely isolates the threads, this capability can be perpetuated to an in-order SMT architecture. Our design goal is to minimise the WCET of the highest priority thread, while releasing as many resources as possible for the execution of concurrent non critical threads. The resultant processor executes hard real-time threads at the same speed as its singlethreaded ancestor, but idle issue slots are dynamically used by non critical threads. The modifications to enable SMT include a multithreaded fetch stage, an additional real-time issue stage, a wider register set, a prioritised multithreaded memory interface, split phase loads and interruptible microcodes for multi-cycle operations. The application of these enhancements is demonstrated by CarCore, a multithreaded embedded processor that implements the Infineon Tricore instruction set.

show abstract

“…With this technique, sophisticated scheduling algorithms for multiple hard real-time threads [17] or overlapping IPC controlled threads [18] can be implemented.…”

Section: Real-time Issuementioning

confidence: 99%