2003
DOI: 10.1109/mm.2003.1196114
|View full text |Cite
|
Sign up to set email alerts
|

Itanium 2 processor microarchitecture

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
62
0
1

Year Published

2004
2004
2013
2013

Publication Types

Select...
4
3
2

Relationship

0
9

Authors

Journals

citations
Cited by 119 publications
(71 citation statements)
references
References 5 publications
0
62
0
1
Order By: Relevance
“…The first classic system transmits raw unencoded data on 32 bits. The second one represents the increasing concern with reliability of on-chip communication (see for instance the implementation of practically all internal buses of Itanium 2 [25]). This latter system uses an error detecting code such as the one described in Section II-B and retransmits corrupted words.…”
Section: Simulation Resultsmentioning
confidence: 99%
“…The first classic system transmits raw unencoded data on 32 bits. The second one represents the increasing concern with reliability of on-chip communication (see for instance the implementation of practically all internal buses of Itanium 2 [25]). This latter system uses an error detecting code such as the one described in Section II-B and retransmits corrupted words.…”
Section: Simulation Resultsmentioning
confidence: 99%
“…We can expect that current high-end systems and future systems in general will already contain an encoder and a decoder. 16 Because we neglect the control logic energy overhead, the ratio of energy consumed by the self-calibrating system to that consumed by the classic system doesn't depend on parameters such as bus length or capacitive load. Therefore, we don't have to specify their actual value in the results.…”
Section: Simulation Resultsmentioning
confidence: 99%
“…Mock et al were able to prove by means of a modified C compiler, which forced data speculation on an Intel Itanium 2 CPU architecture where possible, that performance increases due to load value speculation [22] of up to 10% were achievable. On the other hand, the Itanium 2 roll-back mechanism, which is based on the Advanced Load Address Table (ALAT), a dedicated hardware structure that usually needs to be explicitly controlled by the programmer [20], produces performance losses of up to 5% under adverse conditions with frequent misspeculations.…”
Section: Overviewmentioning
confidence: 99%