2023
DOI: 10.1002/pssr.202200480
|View full text |Cite
|
Sign up to set email alerts
|

Junctionless Electric‐Double‐Layer Thin‐Film Transistors with Logic Functions

Abstract: Herein, junctionless thin‐film transistors (TFT) with indium‐oxide (In2O3) as the n‐channel active layer are prepared on transparent substrates by magnetron sputtering at room temperature. Chitosan with an electric‐double‐layer (EDL) effect as a gate dielectric enables the device to achieve low‐voltage operation, thus reducing energy consumption. The device maintains its performance in dark or illuminated conditions and has good performance with a mobility of 0.21 cm2 V−1s−1, a current on/off ratio of 6.5 × 10… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
1
0

Year Published

2023
2023
2024
2024

Publication Types

Select...
6

Relationship

1
5

Authors

Journals

citations
Cited by 6 publications
(4 citation statements)
references
References 29 publications
0
1
0
Order By: Relevance
“…At 10 Hz, a maximum specific capacitance of 17.3 μF/cm 2 is attained. Chitosan with water addition showed significantly higher ionic conductivity (10 −5 S·cm −1 ) compared to dried chitosan (10 −9 S·cm −1 ), which led to the formation of EDL that caused the device to work at low voltage [ 24 , 25 ]. The schematic diagram of the EDL formation is shown in Figure 3 c. Due to the addition of deionized water to the chitosan precursor, a part of the free amino group in the chitosan gate dielectric film is deprotonated, and hydroxide ions are formed (-NH 2 + H 2 O → NH 3+ + OH − ).…”
Section: Resultsmentioning
confidence: 99%
See 1 more Smart Citation
“…At 10 Hz, a maximum specific capacitance of 17.3 μF/cm 2 is attained. Chitosan with water addition showed significantly higher ionic conductivity (10 −5 S·cm −1 ) compared to dried chitosan (10 −9 S·cm −1 ), which led to the formation of EDL that caused the device to work at low voltage [ 24 , 25 ]. The schematic diagram of the EDL formation is shown in Figure 3 c. Due to the addition of deionized water to the chitosan precursor, a part of the free amino group in the chitosan gate dielectric film is deprotonated, and hydroxide ions are formed (-NH 2 + H 2 O → NH 3+ + OH − ).…”
Section: Resultsmentioning
confidence: 99%
“…At 10 Hz, a maximum specific capacitance of 17.3 µF/cm 2 is attained. Chitosan with water addition showed significantly higher ionic conductivity (10 −5 S•cm −1 ) compared to dried chitosan (10 −9 S•cm −1 ), which led to the formation of EDL that caused the device to work at low voltage [24,25]. The schematic diagram of the EDL formation is shown in Figure 3c.…”
Section: Resultsmentioning
confidence: 99%
“…124 Devices employing chitosan as the gate dielectric enable low-voltage operation, reducing energy consumption. 125 Lee et al introduced a synaptic transistor that employs a mixed electrolyte comprising high-ionic-conductivity PVA and CS biopolymers as the EDL. 126 This study not only reduced the limitations of traditional electronic materials but also emphasized the significance of biocompatibility, laying the groundwork for future bioelectronic devices.…”
Section: Neurosynaptic Devices Based On Three-terminal Transistorsmentioning
confidence: 99%
“…Various TFT designs and structures have been extensively explored to ensure greater mechanical stress tolerance while maintaining less deviated electrical properties. Among these approaches, a junctionless (JL) architecture of the MO TFT can provide another chance not only to overcome the problematic issues but also to suggest a promising solution for process simplicity and cost-effectiveness. Unlike conventional TFTs, which often require optimization of source/drain materials to enhance carrier injection efficiency and reduce contact resistance, JL TFTs have no additional source/drain electrodes connected to channel junctions, resulting in simplified device structures with minimal fabrication processes. The main operation principle of the JL TFTs is that the active channel region is completely depleted by the difference of work function between the gate material and the active layer when the device is turned OFF, while a high electron concentration is accumulated by the gate bias when the device is turned on.…”
Section: Introductionmentioning
confidence: 99%