2011
DOI: 10.1016/j.sse.2011.06.004
|View full text |Cite
|
Sign up to set email alerts
|

Junctionless Nanowire Transistor (JNT): Properties and design guidelines

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

6
119
0
18

Year Published

2013
2013
2024
2024

Publication Types

Select...
5
2

Relationship

0
7

Authors

Journals

citations
Cited by 369 publications
(143 citation statements)
references
References 10 publications
6
119
0
18
Order By: Relevance
“…Junctionless transistors operate ideally at doping levels around of 1 × 10 19 cm -3 , although higher levels are usually used [7][8][9]. Such high doping levels however, might have adverse influence on the sensitivity of Si NW sensing devices [4].…”
Section: Resultsmentioning
confidence: 99%
See 2 more Smart Citations
“…Junctionless transistors operate ideally at doping levels around of 1 × 10 19 cm -3 , although higher levels are usually used [7][8][9]. Such high doping levels however, might have adverse influence on the sensitivity of Si NW sensing devices [4].…”
Section: Resultsmentioning
confidence: 99%
“…The operation of these devices relies on the principle of a field effect transistor. In contrast to most sensors of this type, however, our devices have a junctionless architecture [7][8][9], i.e. the source, channel (nanowires) and drain have the same dopant polarity (p-type in this case) without any junctions between them.…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation
“…Este efeito está associado à degradação do dielétrico de porta dos dispositivos ao longo do tempo devido à presença de armadilhas de interface, sendo responsável por uma degradação da corrente (ID) e tensão de limiar (VTH) dos dispositivos. Os transistores JNTs são dopados com o mesmo tipo de dopante no canal, fonte e dreno, fato este que redunda em vantagens como o menor efeito de canal curto e beneficia o maior escalamento em relação a outras estruturas 1 . Os dispositivos JNTs possuem a maior parte da carga fluindo pelo interior do canal, além de apresentarem menor campo elétrico na região de canal.…”
Section: Introductionunclassified
“…This effect is associated to the degradation of the gate dielectric of the devices along the time due to the presence of interface traps and is responsible for the degradation of the drain current and threshold voltage of the transistors. The JNTs are doped with the same type of dopant, for the channel, source and drain, which results in advantages such as the smaller short-channel effect, allowing for a greater miniaturization in relation to other structures 1 . JNTs present most of the charge, flowing through the interior of the channel instead of the interfaces, besides presenting a lower electric field in the channel region.…”
Section: Introductionmentioning
confidence: 99%