JuxtaPiton

Heterogeneous architectures and heterogeneous-ISA designs are growing areas of computer architecture and system software research. Unfortunately, this line of research is significantly hindered by the lack of experimental systems and modifiable hardware frameworks. This work proposes BYOC, a "Bring Your Own Core" framework that is specifically designed to enable heterogeneous-ISA and heterogeneous system research. BYOC is an open-source hardware framework that provides a scalable cache coherence system, that includes out-of-the-box support for four different ISAs (RISC-V 32-bit, RISC-V 64-bit, x86, and SPARCv9) and has been connected to ten different cores. The framework also supports multiple loosely coupled accelerators and is a fully working system supporting SMP Linux. The Transaction-Response Interface (TRI) introduced with BYOC has been specifically designed to make it easy to add in new cores

show abstract

JuxtaPiton

Cited by 6 publications

References 0 publications

Platform-Agnostic Learning-Based Scheduling

Platform-Agnostic Learning-Based Scheduling

Lagarto I RISC-V Multi-core: Research Challenges to Build and Integrate a Network-on-Chip

Byoc

Contact Info

Product

Resources

About