2014
DOI: 10.1109/tns.2014.2369008
|View full text |Cite
|
Sign up to set email alerts
|

Laser Testing Methodology for Diagnosing Diverse Soft Errors in a Nanoscale SRAM-Based FPGA

Abstract: In this paper, we propose a method that combines dedicated test designs, readback and bitstream comparisons to investigate soft errors in a nanoscale SRAM-based FPGA under photoelectric stimulation. Static test is performed to analyze the SEU dependency to voltage supply. Static cross-section and threshold energy are presented. Dynamic test is accomplished by using a set of designs in order to diagnose errors from SET in the logic clock tree, SEU in embedded soft-core processor and in the reconfigurable ICAP i… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
6
0

Year Published

2015
2015
2020
2020

Publication Types

Select...
6
2
1

Relationship

0
9

Authors

Journals

citations
Cited by 27 publications
(6 citation statements)
references
References 19 publications
0
6
0
Order By: Relevance
“…Pulsed laser systems have been widely used in SEE research for SRAMs [16,17]. The size of a single SRAM cell is always in the range of one micron with modern technologies.…”
Section: Sensitivity Mapping For Regula_11t Sram Structurementioning
confidence: 99%
“…Pulsed laser systems have been widely used in SEE research for SRAMs [16,17]. The size of a single SRAM cell is always in the range of one micron with modern technologies.…”
Section: Sensitivity Mapping For Regula_11t Sram Structurementioning
confidence: 99%
“…SET effects modeling in different types of asynchronous logic elements combinations are presented in [6] - [9]. The presented data analysis makes it possible to conclude that authors use two basic combinationsparallel ( Fig.…”
Section: Typical Schemes Of Sets Effects Research In Digital Icsmentioning
confidence: 99%
“…The faults are typically found and analyzed by a readback of the bitstream from the device after each fault injection to be compared with the unaffected golden sample [2,20], in order to figure out the affected tiles on the logic array. The comparison efficiency is low and static, and furthermore, the method is becoming challenging to apply to newer FPGAs with more obscure bitstream formats.…”
Section: Related Workmentioning
confidence: 99%