2023
DOI: 10.21203/rs.3.rs-2579554/v1
|View full text |Cite
Preprint
|
Sign up to set email alerts
|

Lateral PIN Photodiode with Germanium and Silicon Layer on SOI Wafers

Abstract: Here, it has been verified through numerical simulations calibrated to experimental data the changes that the insertion of a germanium layer can bring to the electrical power generation of a silicon solar cell. The studied device is a lateral PIN photodiode embedded in a wafer with SOI (Silicon-On-Insulator) technology as part of a CMOS (Complementary Metal Oxide Semiconductor) circuit. The insertion of a germanium layer on top or below a silicon PIN diode has been considered. Results showed that different sem… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 36 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?