2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC) 2018
DOI: 10.1109/aspdac.2018.8297355
|View full text |Cite
|
Sign up to set email alerts
|

Lifetime-aware design methodology for dynamic partially reconfigurable systems

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2018
2018
2024
2024

Publication Types

Select...
3
2
2

Relationship

2
5

Authors

Journals

citations
Cited by 9 publications
(3 citation statements)
references
References 14 publications
0
3
0
Order By: Relevance
“…Almost all the research works employing DPR assume using homogeneous Partially Reconfigurable Region (PRR) (comprising of equivalent amount of FPGA resources). However, as shown in Figure 11, Sahoo et al [110,111] proposed a hardware/hardware partitioning methodology that allows using application specific heterogeneous PRRs, that provided the scope for improving both the latency (average makespan) and reliability (MTTF) in DPR-based systems. A few papers such as [112][113][114][115][116], have addressed reconfigurable processors in a system with different criticality tasks to improve timing reliability.…”
Section: Reliability Management In Reconfigurable Architecturesmentioning
confidence: 99%
“…Almost all the research works employing DPR assume using homogeneous Partially Reconfigurable Region (PRR) (comprising of equivalent amount of FPGA resources). However, as shown in Figure 11, Sahoo et al [110,111] proposed a hardware/hardware partitioning methodology that allows using application specific heterogeneous PRRs, that provided the scope for improving both the latency (average makespan) and reliability (MTTF) in DPR-based systems. A few papers such as [112][113][114][115][116], have addressed reconfigurable processors in a system with different criticality tasks to improve timing reliability.…”
Section: Reliability Management In Reconfigurable Architecturesmentioning
confidence: 99%
“…Almost all the research works employing DPR assume using homogeneous Partially Reconfigurable Region (PRR) (comprising of equivalent amount of FPGA resources). However, as shown in Figure 11, Sahoo et al [110,111] proposed a hardware/hardware partitioning methodology that allows using application specific heterogeneous PRRs, that provided the scope for improving both the latency (average makespan) and reliability (MTTF) in DPR-based systems.…”
Section: Reliability Management In Reconfigurable Architecturesmentioning
confidence: 99%
“…The number of processing cores is rising in such systems that results in boosting computing capacity [4]. However, increasing the number of processing cores and aggressive downscaling of feature size have resulted in higher overall power dissipation and power density, respectively, and consequently, elevate processor temperature [5], [6].…”
Section: Introductionmentioning
confidence: 99%