2013
DOI: 10.4028/www.scientific.net/amr.685.207
|View full text |Cite
|
Sign up to set email alerts
|

Linearity Analysis of GME-TRC MOSFET Using SiO<sub>2</sub> as a Gate Insulator at High Temperature

Abstract: This paper analysis the impact of temperature variation on gate material engineered trapezoidal recessed channel (GME-TRC) MOSFET and trapezoidal recessed channel (TRC) MOSFET, using ATLAS: 3D device simulator [. The study focuses on the linearity and analog performance comparison of GME-TRC and TRC MOSFETs and the impact of temperature variations on some of the key parameters like drain current, transconductance and the optimum bias point in terms of gm3 (third order derivative of Ids-Vgs) and VIP3 has been a… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 7 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?