2013 IEEE ECCE Asia Downunder 2013
DOI: 10.1109/ecce-asia.2013.6579271
|View full text |Cite
|
Sign up to set email alerts
|

Losses evaluation of two-level and three-level PFC topologies based on semiconductor measurements

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2017
2017
2020
2020

Publication Types

Select...
3

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(1 citation statement)
references
References 8 publications
0
1
0
Order By: Relevance
“…This approach is independent of the employed modulation scheme and duty cycle, but the detection of the rising edge angle α k of the occurring square waves is rather complicated. Another method is based on actual measurements of the semiconductor losses [8]. To do so, a clamped inductive load test is suggested to measure the switching power losses while a boost converter is used to measure the conduction losses in this converter topology.…”
Section: Introductionmentioning
confidence: 99%
“…This approach is independent of the employed modulation scheme and duty cycle, but the detection of the rising edge angle α k of the occurring square waves is rather complicated. Another method is based on actual measurements of the semiconductor losses [8]. To do so, a clamped inductive load test is suggested to measure the switching power losses while a boost converter is used to measure the conduction losses in this converter topology.…”
Section: Introductionmentioning
confidence: 99%