Optical Fiber Communication Conference 2017
DOI: 10.1364/ofc.2017.th2a.56
|View full text |Cite
|
Sign up to set email alerts
|

Low-Complexity Chromatic Dispersion Equalizer for 400G Transmission Systems

Abstract: We experimentally demonstrate a reduced complexity time-domain CD equalizer in a dual-carrier 400G PM-16QAM system, yielding hardware savings of over 99% in terms of multipliers, and a latency reduction of ∼80% over standard frequency-domain CD equalization.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

1
3
0

Year Published

2017
2017
2019
2019

Publication Types

Select...
2

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(4 citation statements)
references
References 6 publications
1
3
0
Order By: Relevance
“…In contrast, the number of logic units required by the standard FIR-CDE has been found to largely surpass the available resources, thus preventing its real-time implementation in the considered FPGA platform. In accordance with the complexity analysis provided in the previous work [4,6], these results demonstrate that the MD-FIR-CDE allows for an highly efficient FPGA implementation, also indicating that its usage on an application specific integrated circuit (ASIC) can result in significant gains both in terms of chip area and power consumption.…”
Section: Slices Luts Registers Dsp48e1ssupporting
confidence: 87%
See 3 more Smart Citations
“…In contrast, the number of logic units required by the standard FIR-CDE has been found to largely surpass the available resources, thus preventing its real-time implementation in the considered FPGA platform. In accordance with the complexity analysis provided in the previous work [4,6], these results demonstrate that the MD-FIR-CDE allows for an highly efficient FPGA implementation, also indicating that its usage on an application specific integrated circuit (ASIC) can result in significant gains both in terms of chip area and power consumption.…”
Section: Slices Luts Registers Dsp48e1ssupporting
confidence: 87%
“…Following our previous work [4,6], where the experimental demonstration with offline data was presented, in this work we provide a real-time validation of the MD-FIR-CDE using commercially available analog-to-digital converters (ADCs) (4DSP FMC125) and an FPGA platform (Xilinx Virtex-6 FPGA). Due to the hardware limitations in terms of electrical bandwidth and sampling/processing rate, the real-time experiment is carried out for a single-channel 2.5 Gb/s QPSK optical signal.…”
Section: Methodsmentioning
confidence: 99%
See 2 more Smart Citations