2009
DOI: 10.1109/tcomm.2009.06.070325
|View full text |Cite
|
Sign up to set email alerts
|

Low-floor decoders for LDPC codes

Abstract: One of the most significant impediments to the use of LDPC codes in many communication and storage systems is the error-rate floor phenomenon associated with their iterative decoders. The error floor has been attributed to certain sub-graphs of an LDPC code's Tanner graph induced by so-called trapping sets. We show in this paper that once we identify the trapping sets of an LDPC code of interest, a sum-product algorithm (SPA) decoder can be custom-designed to yield floors that are orders of magnitude lower tha… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

1
85
0
1

Year Published

2010
2010
2016
2016

Publication Types

Select...
3
3
1

Relationship

0
7

Authors

Journals

citations
Cited by 108 publications
(87 citation statements)
references
References 30 publications
1
85
0
1
Order By: Relevance
“…Other methods such as interleaver design, modifying the sum-product algorithm and adding an outer code [14] are also applicable to GIRA codes and may further improve their error floor performance.…”
Section: Resultsmentioning
confidence: 99%
See 1 more Smart Citation
“…Other methods such as interleaver design, modifying the sum-product algorithm and adding an outer code [14] are also applicable to GIRA codes and may further improve their error floor performance.…”
Section: Resultsmentioning
confidence: 99%
“…3 ), a constant combiner rate 2 (ρ = x), interleaver Π = [1,4,5,11,2,7,8,12,6,13,9,14,3,10]. (12)- (14), decoded with sumproduct decoding with a maximum of 1000 iterations.…”
Section: Examplementioning
confidence: 99%
“…Figure 1 shows an error TS(4,2) of an LDPC code with a degree of bit nodes and check nodes (3,6) in which the LLR value of BN is computed by the sum of intrinsic information and extrinsic information from three related CN.…”
Section: Bpa and G-ldpc Decodersmentioning
confidence: 99%
“…It was observed through simulations of many LDPC codes that, in the error floor region, a frame error event usually contains a single TS. The authors in [3,4] provide the method of combination of CN into Super Check Nodes (SCN), so that information from the error-free TS can correct the error TS. For example, the Margulis code introduced in [8] with 1320 TS and 1320 TS (Figure 1) are the most dominant TS in the error floor region of the Margulis code.…”
Section: Bpa and G-ldpc Decodersmentioning
confidence: 99%
See 1 more Smart Citation