2021
DOI: 10.1109/ojcas.2020.3039256
|View full text |Cite
|
Sign up to set email alerts
|

Low-Latency Burst Error Detection and Correction in Decision-Feedback Equalization

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2022
2022
2025
2025

Publication Types

Select...
3
1

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(1 citation statement)
references
References 9 publications
0
1
0
Order By: Relevance
“…Figure 7 uses the hamming code parity for horizontal bits and modulo-2 addition for vertical bits which reduces the complexity of adder. As per the hamming parity scheme, for each horizontal representation of matrix 32-bits require 6-bits of parity bits to obtain hamming code as: (11,12,13,14,15,16,17,18,19,20,21,22,23,24,25), and − H(5) = xor (26,27,28,29,30,31). So, a total of 12 horizontal bits and 32 vertical bits are required for parity i.e., 44 parity bits for 64-bits of data.…”
Section: Optimal Error Detection and Correction Codesmentioning
confidence: 99%
“…Figure 7 uses the hamming code parity for horizontal bits and modulo-2 addition for vertical bits which reduces the complexity of adder. As per the hamming parity scheme, for each horizontal representation of matrix 32-bits require 6-bits of parity bits to obtain hamming code as: (11,12,13,14,15,16,17,18,19,20,21,22,23,24,25), and − H(5) = xor (26,27,28,29,30,31). So, a total of 12 horizontal bits and 32 vertical bits are required for parity i.e., 44 parity bits for 64-bits of data.…”
Section: Optimal Error Detection and Correction Codesmentioning
confidence: 99%