2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS) 2013
DOI: 10.1109/dft.2013.6653588
|View full text |Cite
|
Sign up to set email alerts
|

Low power and high speed current-mode memristor-based TLGs

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
10
0

Year Published

2017
2017
2021
2021

Publication Types

Select...
4
2
2

Relationship

0
8

Authors

Journals

citations
Cited by 14 publications
(10 citation statements)
references
References 15 publications
0
10
0
Order By: Relevance
“…Recently, the use of CM differential TLGs [11] seems to gaining ground as one of the efficient and fast TL implementation [8]. The basis of our proposed design is the work of Dara et al in [8] and [9]. The circuit implementation of CM TLGs consists of two parts, the differential and the sensor part.…”
Section: Theory a Circuit Designmentioning
confidence: 99%
See 2 more Smart Citations
“…Recently, the use of CM differential TLGs [11] seems to gaining ground as one of the efficient and fast TL implementation [8]. The basis of our proposed design is the work of Dara et al in [8] and [9]. The circuit implementation of CM TLGs consists of two parts, the differential and the sensor part.…”
Section: Theory a Circuit Designmentioning
confidence: 99%
“…Additionally, similar to DCCML TLG design [8] we are using a parallel voltage supply connection for the differential part. The threshold and input networks are consisting of 1T1M circuits, as proposed in related work of memristor-based CM TLG design [9]. For our physical implementation, each parallel circuit uses a two pMOS backto-back circuits to control the connection of the input and threshold vectors to the reading voltage supply, which is the voltage supply driving the currents of the differential part to the sensor part, thus avoiding logic state degradation of the latching element.…”
Section: Theory a Circuit Designmentioning
confidence: 99%
See 1 more Smart Citation
“…2a shows a memristor-enhanced current-mode TLG design. The differential branches consist of parallel memristively source-degenerated pMOS transistors (1T1M) [14].Memristors are employed as the analogue weights at the input/bias binary signals. Using memristors has the advantage of introducing highly localised, continuously tuneable, minimal front-end footprint and low-voltage operated memory into the TLG, thus providing a decisive advantage in the implementation of memory-heavy ANN accelerators [15].…”
Section: A Threshold Logic Gatesmentioning
confidence: 99%
“…However the majority of available TLG designs are based on transistor networks 11,17,18 . Recently, the use of Current-Mode (CM) Differential TLGs seems to gaining ground as one of the fastest and low-power differential threshold logic (TL) implementaions 11,19 .…”
mentioning
confidence: 99%