2009 International SoC Design Conference (ISOCC) 2009
DOI: 10.1109/socdc.2009.5423790
|View full text |Cite
|
Sign up to set email alerts
|

Low-power class-AB CMOS OTA with high slew-rate

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
2

Citation Types

0
7
0

Year Published

2012
2012
2024
2024

Publication Types

Select...
4
1

Relationship

0
5

Authors

Journals

citations
Cited by 13 publications
(7 citation statements)
references
References 6 publications
0
7
0
Order By: Relevance
“…Table 2 compares the performance of this work and the SRE circuits presented in Refs. [6,7]. The proposed SRE circuit consumes 100 times of the standby current of Ref.…”
Section: Simulation Resultsmentioning
confidence: 99%
See 3 more Smart Citations
“…Table 2 compares the performance of this work and the SRE circuits presented in Refs. [6,7]. The proposed SRE circuit consumes 100 times of the standby current of Ref.…”
Section: Simulation Resultsmentioning
confidence: 99%
“…The proposed SRE circuit consumes 100 times of the standby current of Ref. [6], but its slew rate is 200 times that of Ref. [6], improving the settling time from microsecond order to nanosecond order, which is an extreme optimization.…”
Section: Simulation Resultsmentioning
confidence: 99%
See 2 more Smart Citations
“…Since the current technology node has already crossed the 32 nm limit, the gain factor has become significantly degraded. The problem of gain factor degradation in nanoscale will be a significant hurdle in realizing highly dense integrated circuits [8][9][10].…”
Section: Introductionmentioning
confidence: 99%