2008 3rd International Conference on Design and Technology of Integrated Systems in Nanoscale Era 2008
DOI: 10.1109/dtis.2008.4540239
|View full text |Cite
|
Sign up to set email alerts
|

Low Power Design of a Decimation Filter in Multi-Standard Receiver

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
2
0

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(2 citation statements)
references
References 13 publications
0
2
0
Order By: Relevance
“…These stages cannot be readily reused because of standard dependent bandedges and stopband attenuation parameters.The few works that have touched upon the issue of filter stage reusability have limited their scope to a very small set of standards, hence the results are not easily extendible to a multistandard radio, that is capable of supporting arbitrary number of standards having arbitrary specifications. Most of the reported decimation filter designs which handle only integral decimation loads, partition the above load between a CIC stage, a halfband stage and FIR stage[78,80,81,83,84], where the halfband and last stage FIR filter decimate by a factor of 2. In[85] the authors propose a cascade of a CIC stage, two halfband stages and a FIR stage for the DFE.…”
mentioning
confidence: 99%
See 1 more Smart Citation
“…These stages cannot be readily reused because of standard dependent bandedges and stopband attenuation parameters.The few works that have touched upon the issue of filter stage reusability have limited their scope to a very small set of standards, hence the results are not easily extendible to a multistandard radio, that is capable of supporting arbitrary number of standards having arbitrary specifications. Most of the reported decimation filter designs which handle only integral decimation loads, partition the above load between a CIC stage, a halfband stage and FIR stage[78,80,81,83,84], where the halfband and last stage FIR filter decimate by a factor of 2. In[85] the authors propose a cascade of a CIC stage, two halfband stages and a FIR stage for the DFE.…”
mentioning
confidence: 99%
“…The CIC stage and the last stage filter support programmable integral decimation factors. Both[85] and[84] suggest that the halfband filter can be hardwired and reused between the different standards. The architecture for arbitrary sample rate conversion in[88] also reuses multiple halfband filter across different standards.…”
mentioning
confidence: 99%