Low-power, high-speed comparator design at 45-nm CMOS for efficient deep learning acceleration

Jindal, Ekansh; Singh, Divya; Kumar, Charu; Mittal, Poornima

doi:10.1007/s41870-024-02070-y

Int. j. inf. tecnol.

2024

DOI: 10.1007/s41870-024-02070-y

|View full text |Cite

Low-power, high-speed comparator design at 45-nm CMOS for efficient deep learning acceleration

Ekansh Jindal,

Divya Singh,

Charu Kumar

et al.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2024

Publication Types

Select...

Article1

Relationship

Self Cite0

Independent1

Authors

Journals

Cited by 1 publication

References 15 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

Design and Optimization of Double‐Tail Dynamic Latch CMOS Comparator With Modified Widlar Current Source

Singh,

Tripathi

2024

Journal of Electrical and Computer Engineering

View full text Add to dashboard Cite

The comparator plays a vital role in analog‐to‐digital converters. In the emerging communication era, these converters are useful to connect the analog field to the digital field. Also, the upcoming IoT‐enabled portable devices have a requirement of energy‐efficient high‐speed conversions at low power consumption for a longer battery lifetime. In this paper, a double‐tail dynamic latch CMOS comparator (DTDLC) with a modified Widlar current source (MWCS) has been proposed that will be suitable for high‐speed applications at a low voltage and low power consumption. Use of MWCS reduces random offset voltages to avoid transistor mismatch along with the reduced power dissipation due to low operating voltage. Here, the design simulation method includes Corner analysis for power consumption and Monte Carlo histogram analysis for transistor mismatch at different random offset voltages. All the design blocks were verified and simulated by Cadence’s virtuoso schematic editor with a TSMC model file at 45‐nm technology by applying 500 mV and 1 V of the supply voltage. The proposed design has a transient power consumption of 41 nW, static power consumption of 17 nW, total delay of 1 ns, and power delay product (PDP) as 17 with a FOM of 1.83 (fJ/D). By using the proposed optimized design, a total of 80% power dissipation reduction was observed. Therefore, the proposed design is more efficient in terms of metrics like delay, power, and PDP at reduced offset voltage variations and reduced effect of process variations when compared to other existing comparators. The proposed comparator circuit is also simulated and verified through layout at 45‐nm CMOS process technology.

show abstract

Design and Optimization of Double‐Tail Dynamic Latch CMOS Comparator With Modified Widlar Current Source

Singh,

Tripathi

2024

Journal of Electrical and Computer Engineering

View full text Add to dashboard Cite

show abstract

scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.

Contact Info

customersupport@researchsolutions.com

10624 S. Eastern Ave., Ste. A-614

Henderson, NV 89052, USA

This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.

Blog Terms and Conditions API Terms Privacy Policy Contact Cookie Preferences Do Not Sell or Share My Personal Information

Made with 💙 for researchers

Part of the Research Solutions Family.

Low-power, high-speed comparator design at 45-nm CMOS for efficient deep learning acceleration

Cited by 1 publication

References 15 publications

Design and Optimization of Double‐Tail Dynamic Latch CMOS Comparator With Modified Widlar Current Source

Design and Optimization of Double‐Tail Dynamic Latch CMOS Comparator With Modified Widlar Current Source

Contact Info

Product

Resources

About