Low power high-speed current comparator using 130nm CMOS technology

Badal, Torikul Islam; Mashuri, Mujahidun Bin; Reaz, Mamun Bin Ibne; Kamal, Noorfazila; Hashim, Fazida Hanim

doi:10.1109/icaees.2016.7888012

Cited by 5 publications

(2 citation statements)

References 22 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Any change of that voltage results in frequency offset. [5,13,14]. In this regard, it is imperative to design a charge pump circuit that can generate a steady output current and can produce a superbly matched current with zero error in CPPLL.…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

Nano CMOS Charge Pump for Readerless RFID PLL

Badal

Reaz

Bhuiyan³

2019

Informacije MIDEM

View full text Add to dashboard Cite

Readerless RFID has become more significant for reliable wireless communication. The Phase Locked Loop (PLL) is among the most crucial functional block in the Readerless RFID where the PLL performance greatly depends on the Charge Pump (CP). Conventional CP circuits suffer from current mismatching characteristics which generate phase offset and spurs in the PLL output signals. To overcome these problems, the CP current mismatch has to be minimized. An enhanced CP circuit with zero current mismatch is presented in this article adopting an ideal current mirror technique and an additional inverter to provide a rail-to-rail voltage. The post-layout simulation shows that the proposed CP maintains the steady current over a wide range of output voltage from 0.1-1.8 V consuming the substantially lower power of 0.178 µW. The CP circuit is designed in 130 nm CMOS process that operates at 1.8 V, and the core occupies 17 x 59.5 μm2. The proposed CP will be a good solution for low voltage, high-frequency PLL structure which suffers from poor performance.

show abstract

Section: Introductionmentioning

confidence: 99%

“…The two switches drive the loop filters and convert the output signals of the PFD to an analog voltage signal, Vcntrl, to tune the frequency of the VCO. The basic CP circuit suffers from many disadvantages, and as a consequence, several charge pump architectures have been reported with their pros and cons in the literature [14].…”

Section: Introductionmentioning

confidence: 99%