Low Power Modulo 2n+1 Adder Based on Carry Save Diminished-One Number System

Timarchi, Somayeh; Kavehei, Omid; Navi, Keivan

doi:10.3844/ajassp.2008.312.319

Search citation statements

Order By: Relevance

Paper Sections

Select...

Introduction1

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2009

2018

Publication Types

Select...

Article4

Other1

Relationship

Self Cite1

Independent4

Authors

Journals

Cited by 5 publications

(1 citation statement)

References 25 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…It has provided some benefits for VLSI implementation. The redundant number systems are used to accelerate addition process in some other number systems such as residue number systems [2,3,4].…”

Section: Introductionmentioning

confidence: 99%

A new algorithm for determining all possible symmetric hybrid redundant numbers

Timarchi

Navi

2009

IEICE Electron. Express

Self Cite

View full text Add to dashboard Cite

Number representations play important roles in improving the speed of arithmetic operations. In order to perform parallel computing, it is needed to represent the operands with fully or hybrid redundant encodings. Besides, symmetric digit set is useful in many applications. Hybrid redundant number systems can display some symmetric digit sets for radix-r. In a lemma proposed in [5] it was shown that there is no symmetric digit set [−α, α] for radix-r hybrid redundant number system with α < r − 2. However we show that the lemma can't produce all possible symmetric digit set associated with periodic hybrid redundant representations. In the paper we propose a new algorithm to determine all symmetric digit sets in hybrid redundant number system.

show abstract

Section: Introductionmentioning

confidence: 99%