Low power system on chip bus encoding scheme with crosstalk noise reduction capability

Khan, Zahid A.; Arslan, Tughrul; Erdogan, A.T.

doi:10.1049/ip-cdt:20050152

Cited by 36 publications

(34 citation statements)

References 4 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…In our first experiment, we used a set of random data for various bit sizes. Table 1 shows the comparisons of the results produced by Bus Invert coding [1], Coupling-driven coding [2], Khan's bus coding [3], crosstalk-free coding [4] and our proposed coding. All five bus coding schemes in the experiment use 4-bit partitions for transmission data.…”

Section: Experiments Resultsmentioning

confidence: 99%

“…The author failed to find a clique of size 2 6 from a codeword graph with 2 9 nodes. Z. Khan [3] proposed a scheme to reduce both crosstalk noise and power dissipation. This scheme was used for 4-bit partitioned bus and can eliminate the worst case of crosstalk noise (transition from "010" to "101"), but it cannot avoid the crosstalk effect when the transition is from "10" to "01".…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

A low power crosstalk-free bus encoding using genetic algorithm

Vinh

Kim

2008

2008 IEEE/ACS International Conference on Computer Systems and Applications

View full text Add to dashboard Cite

In this paper, we present a new bus coding scheme based on genetic algorithm to eliminate crosstalk delay and to reduce power dissipation. This algorithm can be applied usefully for large width bus, in which it is difficult to find the optimal solution for bus coding. Our bus encoding scheme is capable to eliminate completely crosstalk problems in bus partitions as well as inter-partitions by using crosstalk-free codewords and active shielding wires. The energy-optimum code mapping for crosstalk-free codewords is chosen by the genetic algorithm based on the probability of transmission data. The experiment shows that the proposed coding technique can save the dynamic power up to 51% for 64-bit buses while totally avoiding the crosstalk delay.

show abstract

Section: Experiments Resultsmentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

A low power crosstalk-free bus encoding using genetic algorithm

Vinh

Kim

2008

2008 IEEE/ACS International Conference on Computer Systems and Applications

View full text Add to dashboard Cite

show abstract

“…It affects delay and slew depending on whether the aggressor signals are switching in the same or in the opposite direction to the victim net. There are variety of methods which reduces power dissipation and crosstalk delay such as repeater insertion [6], shielding line ( /GND) insertion between two adjacent wires [7], optimal spacing between signal lines and lastly the most superior bus encoding method [8][9][10][11]. A bus encoding method converts or encode data bit stream in such a manner so that the transitions of bit stream are minimized.…”

Section: Introductionmentioning

confidence: 99%

Reduction of crosstalk in RC modeled interconnects with low power encoder

Agarwal

Babu

Kaushik

et al. 2011

2011 International Conference on Emerging Trends in Networks and Computer Communications (ETNCC)

View full text Add to dashboard Cite

This paper presents a novel circuit for simultaneous reduction of power, crosstalk and area using bus encoding technique in RC modeled VLSI interconnect. Bus-invert method has been used to reduce inter-wire coupling which is primary source of power dissipation, crosstalk and delay in coupled interconnects. The proposed method focuses on simplified and improved circuit of encoder for 4, 8 and 16 coupled lines. Previously used encoding schemes based on RC models had usually focused on only minimizing power dissipation and crosstalk while paying penalty in terms of chip area. However, our proposed encoder and decoder demonstrate an overall reduction in power dissipation, crosstalk by 57% through drastically reducing switching activity. Furthermore, the complexity, chip area and transistor count of the circuit is reduced by more than 55%.

show abstract

“…The effect of inductance plays an important role as the length and used frequency signal increases. [1][2][3][4][8][9][10][11][12][13][14][15][16] This paper considers RC network for the implementation and study of the behaviour of interconnects due to coupling capacitance.…”

Section: Introductionmentioning

confidence: 99%

“…This paper presents an encoding method for the reduction of coupling transitions. The crosstalk is classified into different types [1,2,15,16] depending upon the transitions of the signal in the wire. The proposed encoding scheme also reduces data lines hence, reduces the redundancy and power consumption.…”

Section: Introductionmentioning

confidence: 99%

Bus Encoder for Crosstalk Avoidance in RLC Modeled Interconnects

S.K.Verma¹,

Kaushik

2012

VLSICS

View full text Add to dashboard Cite

The performance factors such as propagation delay, power dissipation and crosstalk in RC modelled interconnects are major design issues for the System on-chip (SoC) designs in current Deep Submicron (DSM) era. The crosstalk effect is a consequence of coupling and switching activities that is encountered when there is a transition as compared to previous state of wire and or when there are transitions in adjacent wires. Therefore, minimization or elimination of switching and coupling activities is crucial in enhancing the performance of SoC designs. There are several methods for the reduction of power dissipation, crosstalk and delay. The encoding method is most effective and popular method for enhancing the behaviour of on-chip buses. This paper proposes encoding scheme to achieve overall reduction in transitions. The reduction in transition improves the performance in terms of reduced power dissipation, coupling activity and delay in on-chip buses. This encoding method is implemented using VHDL. The result evidently demonstrates reduction in transitions which consequently improves the overall performance of on-chip buses.

show abstract

Low power system on chip bus encoding scheme with crosstalk noise reduction capability

Cited by 36 publications

References 4 publications

A low power crosstalk-free bus encoding using genetic algorithm

A low power crosstalk-free bus encoding using genetic algorithm

Reduction of crosstalk in RC modeled interconnects with low power encoder

Bus Encoder for Crosstalk Avoidance in RLC Modeled Interconnects

Contact Info

Product

Resources

About