2011
DOI: 10.1002/cta.779
|View full text |Cite
|
Sign up to set email alerts
|

Low power Wallace multiplier design based on wide counters

Abstract: Multiplication is one of the most basic arithmetic operations. It is used in digital applications, central processing units, and digital signal processors. In most systems, the multiplier lies within the critical path and hence, due to probability and reliability issues, the power consumption of the multiplier has become very important. Moreover, as chips shrink and their power densities increase, power is becoming a major concern for chip designers. The ever increasing demand for portable applications with th… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
31
0

Year Published

2012
2012
2021
2021

Publication Types

Select...
7

Relationship

2
5

Authors

Journals

citations
Cited by 32 publications
(31 citation statements)
references
References 19 publications
0
31
0
Order By: Relevance
“…Implementations were designed and analyzed based on advanced design flow similar to design flows used in other research works such as [36][37][38][39][40]. The design flow is summarized as follows:…”
Section: Design and Measurement Methodologymentioning
confidence: 99%
See 1 more Smart Citation
“…Implementations were designed and analyzed based on advanced design flow similar to design flows used in other research works such as [36][37][38][39][40]. The design flow is summarized as follows:…”
Section: Design and Measurement Methodologymentioning
confidence: 99%
“…VCD files are fed to Quartus-II tool to compute design power. This technique is commonly used in research works such as [36][37][38][39][40] and [34]. The reported power is mainly the core dynamic power which includes combinational logic power, clock tree power and register power.…”
Section: Power Dissipationmentioning
confidence: 99%
“…Different tiling techniques were used to decompose the large size multipliers, which efficiently reduce the use of multiplier blocks but are less flexible. In [11], a new algorithm was proposed to construct a low-power multiplier based on the Wallace tree. Among other things, it tackles the lengthy interconnects in Wallace tree multipliers and reduces the power dissipation and the gate usage through the use of high-order counters.…”
Section: Introductionmentioning
confidence: 99%
“…Multipliers are used in many digital systems available today especially in digital signal processors [1]. The design and implementation approaches of multipliers contribute substantially to the area, speed, and power consumption of computational intensive VLSI systems [2][3][4].…”
Section: Introductionmentioning
confidence: 99%