2016 IEEE Annual India Conference (INDICON) 2016
DOI: 10.1109/indicon.2016.7839117
|View full text |Cite
|
Sign up to set email alerts
|

Low sidelobe level microstrip patch array: EM design and performance analysis

Abstract: A high performance low-profile antenna array with low sidelobe level (SLL) and optimum beamwidth is in general preferred in several communication related applications. In this paper a planar microstrip array antenna with low SLL up to-20 dB and high gain performance is designed for 10 GHz. The dimensions of patch antenna is tapered to achieve low SLL. The results for patch array with individual feed and a common feed are presented.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2017
2017
2017
2017

Publication Types

Select...
2

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
references
References 3 publications
0
0
0
Order By: Relevance