The design of analog integrated circuits together with mixedsignal applications in deep sub-micron technologies is a difficult task, since state-of-the-art technologies and minimum channel length transistors, suitable for digital circuits, are very rarely optimized for analog block design. Non-desired effects are presenting in the shortest transistors, leading mainly to a high output conductance, which is disadvantageous for DC voltage gain stages. We present measurement results supporting the associations of transistors concept to be used in such applications: the T-Shaped Transistor (TST) [1]. The main characteristic of this association is its trapezoidal nature, with no limit on the sizes of the unit composite transistors, providing lower output conductance and saturation voltage in comparison to regular configurations. Such electrical characteristics are demonstrated by means of electrical simulations and electrical measurements of a test chip fabricated by MOSIS in an IBM 0.18µm CMOS process.