2002
DOI: 10.1109/mcas.2002.999703
|View full text |Cite
|
Sign up to set email alerts
|

Low voltage analog circuit design techniques

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
86
0
3

Year Published

2006
2006
2020
2020

Publication Types

Select...
7
3

Relationship

0
10

Authors

Journals

citations
Cited by 221 publications
(89 citation statements)
references
References 21 publications
0
86
0
3
Order By: Relevance
“…Self-cascode [11][12][13][14][15] is the new technique, which does not require high compliance voltages at output nodes. It provides high output impedance to give high output gain and so it is useful in low-voltage design.…”
Section: Self Cascode Techniquementioning
confidence: 99%
“…Self-cascode [11][12][13][14][15] is the new technique, which does not require high compliance voltages at output nodes. It provides high output impedance to give high output gain and so it is useful in low-voltage design.…”
Section: Self Cascode Techniquementioning
confidence: 99%
“…This property of a composite transistor makes its self-cascode structure ideal for use in low voltage applications, substituting the conventional cascode structure, which has a larger saturation voltage [9]. The equivalent saturation voltage of a TST is proportional to the pinch-off voltage, which is the same for MD and MS (proportional only to V G ).…”
Section: Saturation Voltage Analysismentioning
confidence: 99%
“…Of late, the threshold voltage value is not expected to be smaller in future, hence this value appears as an obstacle facing the input signal that causes a limitation of the input voltage range of the analog circuits. As a consequence, several design techniques were proposed to overcome the upper mentioned limitation [2].…”
Section: Introductionmentioning
confidence: 99%