2019
DOI: 10.1109/led.2019.2924714
|View full text |Cite
|
Sign up to set email alerts
|

Low-Voltage, Full-Swing InGaZnO-Based Inverters Enabled by Solution-Processed, Ultra-Thin AlxOy

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
10
0

Year Published

2019
2019
2024
2024

Publication Types

Select...
7
1
1

Relationship

0
9

Authors

Journals

citations
Cited by 24 publications
(10 citation statements)
references
References 30 publications
0
10
0
Order By: Relevance
“…In parallel research, Chen et al proposed high performance, low voltage ZnO TFTs employing 100 nm Al 2 O 3 deposited by DC magnetron sputtering as the gate dielectric [51]. The minimum operating voltage of the proposed devices was 4 V, but due to the thick Al 2 O 3 , the transistors could not be operated with lower V GS .In 2017, Cai et al reported 1 V IGZO TFTs that employed a 3 nm thick solution processed anodic Al 2 O 3 [52]. The demonstrated devices operated at 1 V, had on/off current ratios larger than 10 5 , displayed field-effect mobilities of around 5.4 cm 2 / VÁs, and possessed subthreshold swing of 68 mV/dec, which is close to the theoretical limit of SS at 300 K. In 2018, Ma et al proposed low voltage IGZO TFTs using a 5nmAl 2 O 3 dielectric that resulted in transistors operating at 0.6 V [53].…”
Section: Aluminum Oxide (Al 2 O 3 )mentioning
confidence: 99%
“…In parallel research, Chen et al proposed high performance, low voltage ZnO TFTs employing 100 nm Al 2 O 3 deposited by DC magnetron sputtering as the gate dielectric [51]. The minimum operating voltage of the proposed devices was 4 V, but due to the thick Al 2 O 3 , the transistors could not be operated with lower V GS .In 2017, Cai et al reported 1 V IGZO TFTs that employed a 3 nm thick solution processed anodic Al 2 O 3 [52]. The demonstrated devices operated at 1 V, had on/off current ratios larger than 10 5 , displayed field-effect mobilities of around 5.4 cm 2 / VÁs, and possessed subthreshold swing of 68 mV/dec, which is close to the theoretical limit of SS at 300 K. In 2018, Ma et al proposed low voltage IGZO TFTs using a 5nmAl 2 O 3 dielectric that resulted in transistors operating at 0.6 V [53].…”
Section: Aluminum Oxide (Al 2 O 3 )mentioning
confidence: 99%
“…In particular, tantalum pentoxide (Ta 2 O 5 ) is a very promising candidate due to the high dielectric constant in the bulk (κ bulk ~27) and as a thin-film (κ thin-film ~20). These values are at least two times larger than that of Al 2 O 3 (κ bulk ~9) [10] and five times larger than that of SiO 2 (κ bulk ~3.9). As a result, Ta 2 O 5 has been abundantly used in electrolytic capacitors, DRAM devices, and recently in solution-processed inorganic semiconductor thin-film transistors as a promising gate dielectric for low-power electronics [11].…”
Section: Introductionmentioning
confidence: 99%
“…The high and low noise margins (NM), which are defined by NM H = V OH – V IH and NM L = V IL – V OL , where V IH , V IL , V OH , and V OL are input and output voltages at high and low levels of ∼0.70 and ∼0.64 V at V DD = 3 V, respectively, which corresponds to ∼47 and ∼43% of V DD /2 (Figure c). The well-balanced NMs are nearly comparable with the best reported oxide NMOS and indicate sufficient allowance for the logic gate applications. , Figure d also shows supply currents ( I DD ) for the presented NMOS inverter as functions of V IN . The static current was ∼4 nA, and the power consumption ( P STAT ), which was defined by P STAT = V DD ( I STAT_low + I STAT_high )/2, was estimated as ∼0.46 μW per logic gate.…”
Section: Results and Discussionmentioning
confidence: 61%
“…The well-balanced NMs are nearly comparable with the best reported oxide NMOS and indicate sufficient allowance for the logic gate applications. 34,35 Figure 6d also shows supply currents (I DD ) for the presented NMOS inverter as functions of V IN . The static current was ∼4 nA, and the power consumption (P STAT ), which was defined by P STAT = V DD (I STAT_low + I STAT_high )/2, was estimated as ∼0.46 μW per logic gate.…”
Section: Resultsmentioning
confidence: 99%