2007 IEEE International Symposium on Circuits and Systems 2007
DOI: 10.1109/iscas.2007.378563
|View full text |Cite
|
Sign up to set email alerts
|

Low-Voltage Linearly Tunable CMOS Transconductor with Common-Mode Feedforward

Abstract: This paper presents a new low-voltage pseudodifferential continuous-time CMOS transconductor for wideband applications. The proposed cell is based on a feedforward cancellation of the input common-mode signal and keeps the input common mode voltage constant, while the transconductance is easily tunable through a continuous bias voltage. Linearity is preserved during the tuning process for a moderate range of transconductance values. Simulation results for a 0.35 µm CMOS design show a 1:2 G m tuning range with … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
7
0

Year Published

2009
2009
2020
2020

Publication Types

Select...
6
1

Relationship

1
6

Authors

Journals

citations
Cited by 10 publications
(7 citation statements)
references
References 28 publications
0
7
0
Order By: Relevance
“…If M 1 , M 2 , M 5 , and M 6 are completely matched transistors and a common mode signal is applied (ie, V p = V n ), then I DM5 = I DM6 = I B1 . A variation in ( V p − V n ) results in proportionate variations in output currents ( I DM5 and I DM6 ) …”
Section: Circuit Descriptionmentioning
confidence: 99%
“…If M 1 , M 2 , M 5 , and M 6 are completely matched transistors and a common mode signal is applied (ie, V p = V n ), then I DM5 = I DM6 = I B1 . A variation in ( V p − V n ) results in proportionate variations in output currents ( I DM5 and I DM6 ) …”
Section: Circuit Descriptionmentioning
confidence: 99%
“…Gain stages (A 1 -A 3 ) are based on an input NMOS pseudodifferential pair with common-mode feedforward [10]. Fig.…”
Section: Programmable Amplifier Corementioning
confidence: 99%
“…1. It is a pseudodifferential BJT pair topology with common-mode feedforward cancellation to achieve a high common-mode rejection ratio [6] and a negative feedback loop to increase linearity and reduce power consumption. Fully differential input signals V in± = V CM,in ± v in /2 are applied to the bipolar transistors operating in the active region, whereas control voltages V C± = V CM,C ± V C drive the gate of the emitterdegeneration n-channel metal-oxide-semiconductor (NMOS) transistors operating in the triode region.…”
Section: B Fine Gainmentioning
confidence: 99%