1996
DOI: 10.1117/12.240432
|View full text |Cite
|
Sign up to set email alerts
|

<title>Integrated process for smart microstructures</title>

Abstract: An eight-mask integrated process for smart microstructures is presented, based on an enhancement-depletion NMOS circuit process and a two-layer polysilicon surface micromachining process. Design and fabrication issues, such as circuit encapsulation, interconnect, and thermal budget are addressed. Two types of micromechanical structures, microcantilever beams and shear stress sensors, were fabricated with on-chip signal conditioning circuits. Electrical test results on circuitry both integrated and not integrat… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 3 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?