2016
DOI: 10.1007/978-3-319-42108-7_11
|View full text |Cite
|
Sign up to set email alerts
|

Memory-Aware Scheduling for Mixed-Criticality Systems

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
3
0

Year Published

2017
2017
2023
2023

Publication Types

Select...
3
1

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(3 citation statements)
references
References 17 publications
0
3
0
Order By: Relevance
“…As an example, task parameters required for modelling MCS with the resource usage scenario for both unicore and multi-core systems can be categorized into three main functional attributes namely, shared resource usage, resource synchronization and communication (message passing). When considering shared resources such as memory, the basic task model (Vestal, 2007) is extended with parameters like minimum/maximum number of memory accesses (Pellizzoni et al, 2010), worst case number of cache misses (Yun et al, 2012), worst case memory access time (Li & Wang, 2016), worst case number of L1/LL cache misses (Nair et al, 2019), number of memory accesses (Awan et al, 2018) and intra/inter-core blocking times (Burns, 2013;Nair et al, 2019). Resource synchronization includes parameters like blocking times (Burns, 2013) (Burns & Davis, 2013) and worst case communication time (WCCT) (Dridi et al, 2019).…”
Section: Setup Phasementioning
confidence: 99%
“…As an example, task parameters required for modelling MCS with the resource usage scenario for both unicore and multi-core systems can be categorized into three main functional attributes namely, shared resource usage, resource synchronization and communication (message passing). When considering shared resources such as memory, the basic task model (Vestal, 2007) is extended with parameters like minimum/maximum number of memory accesses (Pellizzoni et al, 2010), worst case number of cache misses (Yun et al, 2012), worst case memory access time (Li & Wang, 2016), worst case number of L1/LL cache misses (Nair et al, 2019), number of memory accesses (Awan et al, 2018) and intra/inter-core blocking times (Burns, 2013;Nair et al, 2019). Resource synchronization includes parameters like blocking times (Burns, 2013) (Burns & Davis, 2013) and worst case communication time (WCCT) (Dridi et al, 2019).…”
Section: Setup Phasementioning
confidence: 99%
“…If the volume of requests and data is criticality dependent then analysis similar to that used for processor scheduling can be applied. The separation of execution time from memory-access time is explored by Li and Wang [2016]. They demonstrate that this distinction improves schedulability.…”
Section: Communication and Other Resourcesmentioning
confidence: 99%
“…To that end, we employ and combine known machine learning (ML) techniques: in this work we exploit Support Vector machines for Regression (SVR) [5], Random Forest Regressor (RFR) [6] and Deep Neural Network (DeepNN) [7]. Being able to understand, in a data driven fashion, the important factors that are involved in memory interference and thus predict kernel latency degradation are paramount to derive an accurate response time analysis [8], [9]. This paper is structured as follows: In Section II, we present the related work.…”
Section: Introductionmentioning
confidence: 99%