Memristor-Based Volistor Gates Compute Logic with Low Power Consumption

Aljafar, Muayad J.; Long, Paul; Perkowski, Marek

doi:10.1007/s12668-016-0213-1

Cited by 5 publications

(3 citation statements)

References 18 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Some of them use resistance as input and output [3][4][5][6][7][21] [29]. Some others use a mix of voltage and resistance as input and resistance as output [16] [30]. Other proposals use voltage as input and output [31][32][33][34][35].…”

Section: Memristive Programmable Diode Logicmentioning

confidence: 99%

“…Once an output is calculated, it is stored as a state of a memristor using volistor NOT gate [16]. Volistor NOT uses voltage as input and resistance as output.…”

Section: A 3-bit Addermentioning

confidence: 99%

“…These programmable gates, which rely on selfrectifying memristors [13][14][15], have no practical limit on the number of inputs, as described in Section IV. The output levels are realized in CMOS memory, i.e., modulo-two counters, and permanently stored in resistive memory using volistor NOT gate [16]. The generalized ESOP structures are good candidates for arithmetic and communication applications.…”

Section: Introductionmentioning

confidence: 99%

See 2 more Smart Citations

A Time-Efficient CMOS-Memristive Programmable Circuit Realizing Logic Functions in Generalized AND–XOR Structures

Aljafar

Perkowski

Acken

et al. 2018

IEEE Trans. VLSI Syst.

Self Cite

View full text Add to dashboard Cite

This paper describes a CMOS-memristive Programmable Logic Device connected to CMOS XOR gates (mPLD-XOR) for realizing multi-output functions well-suited for two-level {NAND, AND, NOR, OR}-XOR based design. This structure is a generalized form of AND-XOR logic where any combination of NAND, AND, NOR, OR, and literals can replace the AND level. For mPLD-XOR, the computational delay, which is measured as the number of clock cycles, equals the maximum number of inputs to any output XOR gate of a function assuming that the number of XOR gates is large enough to calculate the outputs of the function simultaneously. The input levels of functions are implemented with novel programmable diode gates, which rely on the diode-like behavior of self-rectifying memristors, and the output levels of functions are realized with CMOS modulo-two counters. As an example, the circuit implementation of a 3-bit adder and a 3-bit multiplier are presented. The size and performance of the implemented circuits are estimated and compared with that of the equivalent circuits realized with stateful logic gates. Adding a feedback circuit to the mPLD-XOR allows the implementation of a multilevel XOR logic network with any combination of sums, products, XORs, and literals at the input of any XOR gate. The mPLD-XOR with feedback can reduce the size and number of computational steps (clock cycles) in realizing logic functions, which makes it well suited for use in communication and parallel computing systems where fast arithmetic operations are demanding.

show abstract

Section: Memristive Programmable Diode Logicmentioning

confidence: 99%

“…Once an output is calculated, it is stored as a state of a memristor using volistor NOT gate [16]. Volistor NOT uses voltage as input and resistance as output.…”

Section: A 3-bit Addermentioning

confidence: 99%