2017 IEEE 67th Electronic Components and Technology Conference (ECTC) 2017
DOI: 10.1109/ectc.2017.144
|View full text |Cite
|
Sign up to set email alerts
|

Metal Contamination Evaluation of Via-Last Cu TSV Process Using Notchless Si Etching and Wet Cleaning of the First Metal Layer

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2020
2020
2020
2020

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 9 publications
0
1
0
Order By: Relevance
“…The fabrication of 3D-stacked CMOS image sensors is achieved by 3D integration technology that enables the stacking of different kinds of circuit blocks, such as sensor, memory, and logic blocks, into one chip with mainly Cu through-silicon via (TSV) technology. However, the using of Cu TSV technology may cause Cu contamination during the TSV fabrication process and when the property of the barrier layer is insuffcient for preventing Cu diffusion [ 4 , 5 ]. In addition, during the fabrication of BSI-based 3D stacked CMOS image sensors, the device Si wafer must be thinned by mechanical grinding and chemical mechanical polishing (CMP).…”
Section: Introductionmentioning
confidence: 99%
“…The fabrication of 3D-stacked CMOS image sensors is achieved by 3D integration technology that enables the stacking of different kinds of circuit blocks, such as sensor, memory, and logic blocks, into one chip with mainly Cu through-silicon via (TSV) technology. However, the using of Cu TSV technology may cause Cu contamination during the TSV fabrication process and when the property of the barrier layer is insuffcient for preventing Cu diffusion [ 4 , 5 ]. In addition, during the fabrication of BSI-based 3D stacked CMOS image sensors, the device Si wafer must be thinned by mechanical grinding and chemical mechanical polishing (CMP).…”
Section: Introductionmentioning
confidence: 99%