2013
DOI: 10.1149/05806.0127ecst
|View full text |Cite
|
Sign up to set email alerts
|

Micro Unetched Oxide Defect during Buffered Oxide Etchant Process

Abstract: There are two oxide regions, high and low voltage in NAND flash memory devices, in order to improve program speed and reliability. Generally, the two regions are achieved with pattern blocking by using PR(Photo Resistor) followed by etching of low voltage oxide with BOE(Buffered Oxide Etchant). However, as the 10nm scale NAND flash devices are massively manufactured, 0.2um size defects after oxide etching with BOE are newly detected. Partially unetched oxide defects in low voltage oxide region causes the thick… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 6 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?