2010
DOI: 10.1016/j.endm.2010.05.100
|View full text |Cite
|
Sign up to set email alerts
|

Minimizing lateness for precedence graphs with constant delays on dedicated pipelined processors

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2012
2012
2012
2012

Publication Types

Select...
1

Relationship

1
0

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 5 publications
0
1
0
Order By: Relevance
“…The mean idea is to compute the priority of each operation using the schedule, that meets the precedence and resource constraints, of its successors. This algorithm was initially introduced for parallel processors systems and extended to pipelined processors in [BH10].…”
Section: Loop Compactionmentioning
confidence: 99%
“…The mean idea is to compute the priority of each operation using the schedule, that meets the precedence and resource constraints, of its successors. This algorithm was initially introduced for parallel processors systems and extended to pipelined processors in [BH10].…”
Section: Loop Compactionmentioning
confidence: 99%