2012 Design, Automation &Amp; Test in Europe Conference &Amp; Exhibition (DATE) 2012
DOI: 10.1109/date.2012.6176612
|View full text |Cite
|
Sign up to set email alerts
|

Minimizing the latency of quantum circuits during mapping to the ion-trap circuit fabric

Abstract: Abstract-Quantum computers are exponentially faster than their classical counterparts in terms of solving some specific, but important problems. The biggest challenge in realizing a quantum computing system is the environmental noise. One way to decrease the effect of noise (and hence, reduce the overhead of building fault tolerant quantum circuits) is to reduce the latency of the quantum circuit that runs on a quantum circuit. In this paper, a novel algorithm is presented for scheduling, placement, and routin… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
37
0

Year Published

2013
2013
2020
2020

Publication Types

Select...
5
2

Relationship

1
6

Authors

Journals

citations
Cited by 25 publications
(37 citation statements)
references
References 11 publications
0
37
0
Order By: Relevance
“…The MITAB uses a modified version of QPOS [34] to schedule the netlist on the layout. It outperforms other tools such as QUFD [36] and QSPR [35] in terms of latency.…”
Section: Scheduled Layout Generationmentioning
confidence: 94%
See 1 more Smart Citation
“…The MITAB uses a modified version of QPOS [34] to schedule the netlist on the layout. It outperforms other tools such as QUFD [36] and QSPR [35] in terms of latency.…”
Section: Scheduled Layout Generationmentioning
confidence: 94%
“…Metodi et al [34] presented a physical operations scheduler (QPOS) which takes a description of a circuit and a definite physical layout and produces a sequence of operations which indicates the required communication and possible parallelism in the circuit. Dousti et al [35] presented an algorithm for scheduling, placement of qubits and routing of a quantum circuit which decreases the circuit latency. They developed an iterative heuristic approach for placement based on forward and backward computations in a quantum instruction dependency graph (QIDG).…”
Section: Physical Design In Ion Trap Technologymentioning
confidence: 99%
“…Chisel-Q performs simple optimizations to reduce the number of generated ancillas, as detailed below. In addition, we assume that the generated QASM will be subsequently fed through synthesis tools [17], physical design tools [18,19], or other optimization tools since it is in a standard format.…”
Section: Chisel-q Optimization Approachmentioning
confidence: 99%
“…For the baseline, a quantum scheduling, placement, and routing tool (called QSPR) [20] was used. QSPR was minimally modified to work on the tile-based architecture of Figure 1.…”
Section: Simulation Setupmentioning
confidence: 99%