Proceedings of 2010 IEEE International Symposium on Circuits and Systems 2010
DOI: 10.1109/iscas.2010.5538030
|View full text |Cite
|
Sign up to set email alerts
|

Minimum hardware serial PID regulator for high efficiency, low power digital DC-DC converters

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0
1

Year Published

2011
2011
2012
2012

Publication Types

Select...
1
1
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(2 citation statements)
references
References 9 publications
0
1
0
1
Order By: Relevance
“…In the field of point-of-load (PoL) converters, more and more digital controller implementations are emerging, since they are capable of realising configurable and high performance control algorithms [1][2][3][4]. Furthermore, digital CMOS implementations inherently profit from technology scaling, besides the significant advantage that such circuits can be easily incorporated in complex system-on-chip (SoC) solutions.…”
mentioning
confidence: 99%
“…In the field of point-of-load (PoL) converters, more and more digital controller implementations are emerging, since they are capable of realising configurable and high performance control algorithms [1][2][3][4]. Furthermore, digital CMOS implementations inherently profit from technology scaling, besides the significant advantage that such circuits can be easily incorporated in complex system-on-chip (SoC) solutions.…”
mentioning
confidence: 99%
“…Una arquitectura en serie logra minimizar los recursos necesarios para la implementación de la ecuación en diferencias (4.10). Esto se traduce en una reducción del área necesaria para su implementación [77]. Sin embargo, una arquitectura en paralelo permite disminuir el tiempo necesario de procesado, t calc .…”
Section: Controlador Pidunclassified