2015 European Microwave Conference (EuMC) 2015
DOI: 10.1109/eumc.2015.7345940
|View full text |Cite
|
Sign up to set email alerts
|

Modeling and characterization of bond-wire arrays for distributed Chip-Package-PCB Co-design

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
2
0

Year Published

2016
2016
2023
2023

Publication Types

Select...
2
2

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(2 citation statements)
references
References 10 publications
0
2
0
Order By: Relevance
“…Depending on specific requirements, such as mechanical stability, thermal management, or adaptability to other transmission lines [12,13,14,15,16], a conductor-back configuration called grounded CPW (GCPW) [9] may be used. The ground-signal-ground (GSG) configuration is suitable for a monolithic microwave integrated circuit (MMIC), as well as for interconnecting a semiconductor chip and package with wire bonding [17,18] or solder bumps for flip-chip techniques [19]. The geometry of a transmission line has a significant impact on its performance, with many parameters highly sensitive to variations in geometry [20,21,22].…”
Section: Introductionmentioning
confidence: 99%
“…Depending on specific requirements, such as mechanical stability, thermal management, or adaptability to other transmission lines [12,13,14,15,16], a conductor-back configuration called grounded CPW (GCPW) [9] may be used. The ground-signal-ground (GSG) configuration is suitable for a monolithic microwave integrated circuit (MMIC), as well as for interconnecting a semiconductor chip and package with wire bonding [17,18] or solder bumps for flip-chip techniques [19]. The geometry of a transmission line has a significant impact on its performance, with many parameters highly sensitive to variations in geometry [20,21,22].…”
Section: Introductionmentioning
confidence: 99%
“…As the actual parasitics associated with the real RF circuits with high packing dense have significant effects on the RFIC performance, the traditional closed-form circuit models may be no longer valid, and co-simulations of the Die circuit or layout Electromagnetics (EM) model and the laminate layout EM model are often considered in order to improve simulation accuracy [5][6][7]. There are some generally considered co-simulation methods [5][6][7][8][9][10] in practical design, such as Die circuit + Laminate Momentum, Die circuit +Laminate HFSS, Die layout Momentum +Laminate Momentum, Die layout Momentum +Laminate HFSS, Die layout +Laminate ADS Nested Technology, etc. Design engineers might be confused about which co-simulation methods should take for RFIC PA design and development.…”
Section: Introductionmentioning
confidence: 99%