2005
DOI: 10.1109/tcad.2005.852279
|View full text |Cite
|
Sign up to set email alerts
|

Modeling delay and noise in arbitrarily coupled RC trees

Abstract: Closed-form equations for second-order transfer functions of general arbitrarily coupled resistance-capacitance (RC) trees with multiple drivers are reported. The models allow precise delay and noise calculations for systems of coupled interconnects with guaranteed stability and represent the minimum complexity associated with this class of circuits. Their accuracy is extensively compared against other relevant models and is found to be better or comparable to more expensive models. All results are derived fro… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2006
2006
2007
2007

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(3 citation statements)
references
References 34 publications
(69 reference statements)
0
3
0
Order By: Relevance
“…However equalising T2 and T3 does not result in any such adverse effect. For the former strategy λ = 0 while for the latter strategy λ = 1 in (18). Here Ht and k can be calculated according to the strategy adopted.…”
Section: Delay Balancing With the Smart Drivermentioning
confidence: 99%
See 1 more Smart Citation
“…However equalising T2 and T3 does not result in any such adverse effect. For the former strategy λ = 0 while for the latter strategy λ = 1 in (18). Here Ht and k can be calculated according to the strategy adopted.…”
Section: Delay Balancing With the Smart Drivermentioning
confidence: 99%
“…In general, not only do these alternatives to traditional repeaters require much effort in circuit design similar to library cell design, but they also lack a clear high-level abstraction; in contrast, performance metrics such as delay and energy consumption can easily be quantified in terms of a few critical design parameters for the traditional inverting repeater [2], resulting in easy amalgamation in CAD flows at differ- ent levels of hierarchy from initial signal planning to detailed place and route [18].…”
Section: Introductionmentioning
confidence: 99%
“…In general, not only do these alternatives to traditional repeaters require much effort in circuit design similar to library cell design, but they also lack a clear high-level abstraction; in contrast, performance metrics such as delay and energy consumption can easily be quantified in terms of a few critical design parameters for the traditional inverting repeater [11], resulting in easy amalgamation in CAD flows at different levels of hierarchy from initial signal planning to detailed place and route [12].…”
Section: Introductionmentioning
confidence: 99%